E-Notices
Dear Students,
Hall Ticket Distributing for E1,E4 and E3 (Only Civil Engg Department) , so all CRS of above mentioned respective Year and branches students come to ABII-105 to collect your respective classrooms students Hall Tickets. Published by: ADDITIONAL COE EXAMS
Dear all
Please find the attachment of the subject cited above.
Sd/
Academic SectionPublished by: ACADEMIC SECTION
Dear all
Please find the attachment of the subject cited above.
Sd/
Academic SectionPublished by: ACADEMIC SECTION
Dear Students,
Please find the enclosed subject cited.
Sd/-
Academic SectionPublished by: ACADEMIC SECTION
Dear Students,
Please find the enclosed subject cited.
Sd/-
Academic SectionPublished by: ACADEMIC SECTION
Dear Students,
Here by attaching final updated pdf format timetable of AY24-25_E1E2E3E4_SEM2_EST(REGULAR)_APR-MAY2025_UPDATEDFINALTIMETABLEPublished by: ADDITIONAL COE EXAMS
Dear Students,
Please find the enclosed subject cited.
Sd/-
Academic SectionPublished by: ACADEMIC SECTION
Dear Students,
Please find the enclosed subject cited.
Sd/-
Academic SectionPublished by: ACADEMIC SECTION
Dear Students,
This is to inform all the students of E1, E2, E3 & E4 that registrations for the End-Semester Examinations, which will be held from last week of April-25, are open. Henceforth, it is mandatory that every student register for every regular-semester examination. The registration fee is Rs: 500 for each semester.
Note:
1. Hall tickets will only be issued for those students whose registrations are successful.
2. No other modes of payment will be accepted.
Start Date:26th April-25
End Date: 29th April-25.
Instructions for Fee Payment:
1. Click on the link https://hub.rgukt.ac.in/hub/ers/index to register for the above examinations.
2. Select the subjects appearing for examinations.
3. Select the pay now option to pay the generated Examination fee using the available modes of payment. Do not refresh or leave that page after the payment till it redirects to the registration page for successful registration.
4. The Examination section is not responsible for refunds if students pay the fee to other Institute accounts.
Sd/
Controller of Examinations.
URL: Click Here
Published by: ADDITIONAL COE ENGG.
Dear Students,
Please find the enclosed subject cited.
Sd/-
Academic SectionPublished by: ACADEMIC SECTION
Please find an attachment of AY24_25_E1E2E3E4_Sem2_EST-Regular Timetable (Tentative)Published by: ADDITIONAL COE EXAMS
Dear Students,
Please find the enclosed subject-cited circular.
Sd/-
Academic Section.Published by: ACADEMIC SECTION
Registration Open for MosChip Technologies Recruitment Drive
Dear Students,
We are pleased to announce the MosChip Recruitment Drive for Graduates of the 2025 batch.
Embedded and Digital fresher hiring for 2025
Job Description I: Read Here
Recruitment for Core SW - ESW & SW Design
MosChip is looking for BE/BTech Final Year Students (going to be passed out) with Electronics or Computer Science as one major stream (ex: CSE, ECE, EEE, EIE Branches) for our requirement to Embedded Software and Software Product Design Teams. Selected students will work on the development of Embedded Software or Product Software which is a dream job for many Computer Science Engineers. The minimum eligibility criteria for writing the examination are that the student must have obtained an overall percentage of minimum 60% marks till now.
The Selection Process follows Three Steps as described below.
Step1: Preliminary Examination (Online), An objective type of online examination for 90-minute duration consisting of questions from Aptitude, Processors and Programming domains. The exam must be conducted at the College premises. The students who clear the Preliminary Examination will be called for writing the Main Examination.
Step2: Main Examination (Physical Paper), The Main examination consists of two papers (Embedded SW and Programming) that must be answered by all Students. The Embedded SW section paper is for 90 minutes duration and Programming Section paper for 90 Minutes duration. Students who clear the Main Examination will be called for interview to finalize selection.
Step3: Interview. The interview is to find out the technical passion of the student. It will be a day long interview to check candidates’ skill and interest in ESW and Programming domains. The idea of the interview is to hand hold and guide students in discovering their area of interest and passion.
ESW Design – Salary Range: 4-6 Lakhs - Job Description:
Candidates will have the opportunity to design the embedded software for various types of Boards that are made to test different applications. Typically, they may work on the following types of applications
• Video and Audio Processing Boards
• AI/ Edge related Applications
• Simple embedded applications for commercial use
• Various development boards for ASICs
• Various evaluations boards for ASICs
• Embedded boards for Auto industry applications
• Industrial sector based embedded applications
Software Product Design – Salary Range: 4-6 Lakhs - Job Description:
Candidates will have the opportunity to design Software Products based on Standards. Typically, they may work on the following product applications
• DLMS Stack Development
• WiFi/USB/Bluetooth/PCIe like Protocol Software
• Application Software for simple embedded applications
• App development on Mobiles
All Selected students who wish to join must abide by
1. Will undergo 6 months training at MISS in their respective domain
2. Every Student must sign a bond for 4 ½ years including training period to serve the company
3. Any student who wishes to break the bond before a 4 ½ year term must pay 8 Lakhs
4. Salary will be decided based on performance during Training
Job Description II: Read Here
Recruitment for Core Electronics - VLSI Analog Design & Digital Design
MosChip is looking for BE/BTech Final Year Students (going to be passed out) with Electronics as one major stream (ex: ECE, EEE, EIE Branches) for our requirement to Analog Design and Digital Design Teams. Selected students will work on product (ASIC) and IP development, which is a dream job for many Electronics Engineers. The minimum eligibility criteria for writing the examination are that the student must have obtained an overall percentage of minimum 60% marks till now.
The Selection Process follows Three Steps as described below.
Step1: Preliminary Examination (Online), An objective type of online examination for 90-minute duration consisting of questions from Aptitude, Analog and Digital domains. The exam must be conducted at the College premises. The students who clear the Preliminary Examination will be called for writing the Main Examination.
Step2: Main Examination (Physical Paper), The Main examination consists of two papers (Analog and Digital) that must be answered by all Students. The Analog section paper is for 90 minutes duration and Digital Section paper for 90 Minutes duration. Students who clear the Main Examination will be called for interview to finalize selection.
Step3: Interview. The interview is to find out the technical passion of the student. It will be a day long interview to check candidates’ skill and interest in Analog and Digital domains. The idea of the interview is to hand hold and guide students in discovering their area of interest and passion.
Analog Design – Salary Range: 6-8 Lakhs - Job Description:
Candidates will have the opportunity to design varieties of analog design blocks based on the products they work for in the Company. Candidates will get an opportunity to work on multiple technologies, across multiple Foundries like TSMC 4nm/5nm/12nm/22nm/65nm/90nm/180nm, GF 22FDX/12nm/40nm, etc... Typically, they may work on the following Blocks
• Analog-to-digital converters (ADC)
• Digital-to-analog converters (DAC)
• Phase-Locked Loop (PLL), DPLL
• Serializer, De-serializer (Serdes)
• Clock and data recovery (CDR) circuits
• Comparators, Threshold detectors
• Regulators, Power Management Circuits
• BGR, Bias Generators, Switching Circuits, Amplifiers
Digital Design – Salary Range: 4-6 Lakhs - Job Description:
Candidates will have the opportunity to design varieties of Digital design blocks based on the products they work for in the Company. Candidates will get an opportunity to work on multiple technologies, across multiple Foundries like TSMC 4nm/5nm/12nm/22nm/65nm/90nm/180nm, GF 22FDX/12nm/40nm, etc... Typically, they may work on the following Blocks
• Industry Standard Protocol Based Designs
• Digital Designs that need to work with Microprocessors
• Algorithm Implementations
• Filters Designs
• Computation Designs
• SoC Related Designs
• Building Design Verification Environment
• Designing BFMs, Checkers, Models etc..
All Selected students who wish to join must abide by
1. Will undergo 6 months training at MISS in their respective domain
2. Every Student must sign a bond for 4 ½ years including training period to serve the company
3. Any student who wishes to break the bond before a 4 ½ year term must pay 8 Lakhs for Digital and 10 Lakhs for Analog Domain
4. Salary will be decided based on performance during Training
How to Apply:
Interested and eligible students can apply through the following link: Apply Here https://forms.gle/pDz3TuAEj4Etzehq6
⏳ Deadline: April 25, 2025.
Training & Placement Office
RGUKT-Basar
Published by: TP CELL BASAR
Dear Students,
Please find an attachment of AY24-25_E1E2E3E4_Sem2_MT3_APR2025_TimeTable.
Published by: ADDITIONAL COE EXAMS
Dear Students,
Please find the attachment.
Regards/-
Academic Section.Published by: ACADEMIC SECTION
Dear all,
Please find the attachment.
Regards/-
Academic Section.Published by: ACADEMIC SECTION